1 of 20 rev: 082203 general description the DS3144DK is an easy-to-use evaluation board for the ds3144 quad ds3/e3 framer. it is intended to be used as a daughter card with the dk101 motherboard or the dk2000 motherboard. the DS3144DK comes complete with a ds3144 quad framer, ds3154 quad liu, transformers, termination resistors, network connectors, and motherboard connectors. the dk101/dk2000 motherboard and dallas? chipview software give point-and-click access to configuration and status registers from a windows ? -based pc. on-board leds indicate loss- of-signal, out-of-frame, and interrupt status. an on- board fpga contains mux logic to connect framer ports to one another or to the dk2000 in a variety of configurations. each DS3144DK is shipped with a free dk101 motherboard. for complex applications, the dk2000 high-performance demo kit motherboard can be purchased separately. windows is a registered trademark of microsoft corp. demo kit contents DS3144DK demo kit daughter card dk101 demo kit motherboard download from www.maxim-ic.com/DS3144DK : DS3144DK data sheet DS3144DK support files chipview software features demonstrates key functions of ds3144 quad ds3/e3 framer includes ds3154 quad liu, transformers, bnc connectors, and termination passives for communication with test equipment over coax compatible with dk101 and dk2000 demo kit motherboards dk101/dk2000 and chipview software provide point-and-click access to the ds3144 register set all equipment-side framer pins are easily accessible for external data source/sink memory-mapped fpga provides flexible clock/data/sync connections among framer ports and dk2000 motherboard leds for out-of-frame, loss-of-signal, and interrupt easy-to-read silk screen labels identify the signals associated with all connectors, jumpers, and leds ordering information part description DS3144DK ds3144 demo kit daughter card (with included dk101 motherboard) ds3144d k quad ds3/e3 frame r demo kit daughter card www.maxim-ic.com
ds3144 ds3/e3 framer demo kit daughter card 2 of 20 component list designation qty descri ption supplier part c1, c2, c15 3 0.1 f 10%, 16v ceramic capacitors (0805) panasonic ecj-2vb1c104k c3?c9, c11?c14, c16, c20, c22, c23, c25?c32 23 0.1 f 10%, 16v ceramic capacitors (0603) phycomp 06032r104k7b20d c10, c17, c18, c24 4 1 f 10%, 16v ceramic capacitors (1206) panasonic ecj-3yb1c105k c19, c21 2 10 f 20%, 10v ceramic capacitors (1206) panasonic ecj-3yb1a106m ds1, ds3?ds10 9 led, red, smd panasonic ln1251c ds2 1 led, green, smd panasonic ln1351c j1 1 10-pin connector, dual-row vertical digi-key s2012-05-nd j2?j5 4 20-pin headers, dual-row vertical samtec hdr-tsw-110-14-t-d j6?j11 6 5-pin bnc connectors, right-angle vertical cambridge cp-bncpc-004 j12, j13 2 5-pin bnc connectors, right-angle kruvand ucbjr220 j14, j15 2 50-pin connectors, dual-row vertical samtec tfm-125-02-s-d-lc r1?r5, r7?r18, r23, r28?r59 49 30 5%, 1/16w resistors (0603) panasonic erj-3geyj300v r6 1 470 5%, 1/10w resistor (0805) panasonic erj-6geyj471v r19?r22, r69?r72 8 332 1%, 1/10w resistors (0805) panasonic erj-6enf3320v r24 1 10k 5%, 1/10w resistor (0805) panasonic erj-6geyj103v r25, r26 2 330 5% 1/10w mf resistors (0805) panasonic era-6yeb331v r27 1 not populated ? ? r60 1 10k 5%, 1/10w resistor (0805) panasonic erj-6enf1002v r61?r68 8 100 1/16w 5% resistors (0603) panasonic erj-3geyj101v t1 1 xfmr, xmit/rcv, 1 to 2, smt 32-pin pulse engineering t3049 u1 1 serial configuration eeprom for xilinx, 65kb 8- pin dip. socketed (not populated) atmel at17lv65eua and 61499-30831007000-nd u2 1 1m prom for fpga 44-pin tqfp (not populated) xilinx xc18v01vq44c_u u3 1 8-pin max v out = 2.5v or adj maxim max1792eua25 u4 1 xilinx spartan 2.5v fpga, 20mm x 20mm 144-pin tqfp xilinx xc2s50-5tq144c u5 1 quad ds3/e3 framer 144-pin bga, 0c to +70c dallas semiconductor ds3144 u6 1 quad ds3/e3/sts-1 liu 144-pin bga dallas semiconductor ds3154 y1 1 3.3v, 34.368mhz crystal clock oscillator saronix nth089aa3-34.368 board floorplan port 1 bncs ds3154 liu quad transformer ds3144 framer fpga + config prom leds: rlosn and int test points ticlkn tdatn tdenn tsofn tohenn tohn tmei roclkn rdatn rdenn rsofn recu 34.668 osc jtag i/f leds: roofn, fpgaok fpga port 2 bncs port 3 bncs port 4 bncs
ds3144 ds3/e3 framer demo kit daughter card 3 of 20 line-side connections the DS3144DK implements the transmit (tx) and receive (rx) line interface networks recommended in the ds3154 data sheet. the bnc connectors are labeled tx1 through tx4 and rx1 through rx4. note that the purpose of the DS3144DK is to evaluate the ds3144 framer, not the ds3154 liu. the DS3144DK is not an impedance-matched board and therefore has not been designed to have transmit waveforms with optimal template fit. to evaluate the analog performance of the ds3154, request a ds3154dk demo kit. interface connectors two 50-pin connectors (j14, j15) on the bottom of the DS3144DK daughter card provide the processor interface, ds3 clock, and power supply from the dk101 or dk2000 motherboards. these connectors also provide a bidirectional clock/data/sync connection with the dk2000. connection to a computer refer to the dk101 data sheet or the dk2000 data sheet for information. after power is applied, if the DS3144DK is working correctly, the fpga status led (green) is lit, the int led (red) on the DS3144DK is not lit, and the rlos and roof leds (red) may or may not be lit. quick setup (register view) 1) connect the DS3144DK daughter card to the dk101 motherboard or the dk2000 motherboard. 2) connect the motherboard to a pc and a power supply as described in the motherboard data sheet. 3) install and run the chipview software, as described in the motherboard data sheet. 4) chipview offers a choice between register view, demo, and terminal mode. select register view. 5) in the definition file assignment window, select the file ds3144dc_fpga.def. this definition file will, in turn, load ds3154dc.def, ds3144_1_dc.def, ds3144_2_dc.def, ds3144_3_dc.def, and ds3144_4_dc.def. 6) next the register view screen appears, showing the register names, acronyms, and values for the ds3144, ds3154, and the fpga. select among the register views using the pulldown menu box on the right. several register initialization (.ini) files are available for the DS3144DK. initialization files are loaded by selecting the menu option f ile r egister .ini file l oad .ini file. 7) load the .ini file ds3144_1_txprbs215-1_cbit.ini. 8) switch to the ds3154 register view (ds3154dc.def) and set tcr1 = 0 and rcr1 = 0 on the ds3154 (this clears the transmit tri-state and receive tri-state bits that are set on power-up in the ds3154). 9) loopback port 1 by either (a) connecting a length of coax cable between the tx1 bnc and the rx1 bnc, or (b) setting the gcr1:llb (local loopback) bit in the ds3154. 10) switch to the ds3144 port 1 register view (ds3144_1_dc.def). toggle bcr1:tc high then low to begin transmitting a 2 15 - 1 prbs pattern. toggle bcr1:resync high then low to resynchronize the bert receiver. 11) at this point the following may be observed: port 1 rlos and roof leds are not lit, meaning the port 1 framer has acquired frame sync. this can also be observed in the port 1 t3e3sr status register. the port 1 bsr:sync bit is set, indicating the bert receiver is receiving the 2 15 - 1 prbs pattern. this is a very basic setup designed to build familiarity with the DS3144DK. many other configurations are possible. consult the ds3144 data sheet and the remainder of this data sheet for further information.
ds3144 ds3/e3 framer demo kit daughter card 4 of 20 memory map dk101 daughter card address space begins at 0x81000000. dk2000 daughter card address space begins at: 0x30000000 for slot 0 0x40000000 for slot 1 0x50000000 for slot 2 0x60000000 for slot 3 all offsets in table 1 below are relative to the beginning of the daughter card address space. table 1. daughter card address map ds3/e3 port number ds3144 offset ds3154 offset fpga offset 1 0x1300 to 0x13ff 0x2030 to 0x203f 0x0010 to 0x001f 2 0x1000 to 0x10ff 0x2010 to 0x201f 0x0020 to 0x002f 3 0x1100 to 0x11ff 0x2020 to 0x202f 0x0030 to 0x003f 4 0x1200 to 0x12ff 0x2000 to 0x200f 0x0040 to 0x004f all offsets in table 2 below are relative to the daughter card address space plus the ds3/e3 port offset in table 1. table 2. DS3144DK fpga register map offset register type description 0x0000 bid read-only board id 0x0002 xbidh read-only high nibble extended board id 0x0003 xbidm read-only middle nibble extended board id 0x0004 xbidl read-only low nibble extended board id 0x0005 brev read-only board fab revision 0x0006 arev read-only board assembly revision 0x0007 prev read-only pld revision 0x000a pctc_sr control pcm_txclk source 0x000b pcts_sr control pcm_tsync source 0x000c pcrx_sr control pcm_rxd source 0x000d pcrc_sr control pcm_rxclk source 0x000e pcrs_sr control pcm_rsync source 0x0010 0x0020 0x0030 0x0040 tdat_sr control ds3144 tdat source 0x0011 0x0021 0x0031 0x0041 tick_sr control ds3144 ticlk source 0x0012 0x0022 0x0032 0x0042 tsof_sr control ds3144 tsof source registers in the fpga can be easily modified using the chipview software and the definition file named ds3144dc_fpga.def. registers 0x00 through 0x07 (excluding register 0x01, which has no function on the DS3144DK) are read-only and are programmed at the factory to document board identification and revision information. the remaining registers in the fpga control the connection of the ds3144?s equipment-side framer pins. with these control registers, the framers within the ds3144 can be looped back on themselves externally, connected to each other back-to-back, or connected to the dk2000 motherboard.
ds3144 ds3/e3 framer demo kit daughter card 5 of 20 in table 2 and the control register descriptions below, pcm_txclk, pcm_txd, and pcm_tsync are clock/data/sync lines over which the ds3144 can transmit a ds3/e3 data stream to the dk2000 motherboard or other daughter cards plugged into the dk2000. pcm_rxclk, pcm_rxd, and pcm_rsync are clock/data/sync lines over which the DS3144DK can receive a ds3/e3 data stream from the dk2000 or a daughter card plugged into the dk2000. see the DS3144DK schematics for additional details. note that the ds3/e3 port numbers of the DS3144DK (as silk-screened on the board) do not match the ds3144 port numbers and the ds3154 port numbers. table 3 details the mapping of device port numbers to board port numbers. this mapping is reflected in the address ranges shown in table 1 . table 3. relationship of silk-screened port numbers to ic ports numbers silk-screened port number on bncs and rlos/roof leds ds3144 port ds3154 port 1 4 4 2 1 2 3 2 3 4 3 1 from this it can be seen that, for example, the bncs and leds for DS3144DK port 4 are associated with port 3 of the ds3144 and port 1 of the ds3154. control registers register name: pctc_sr register description: pcm_txclk source register address offset: 0x0a bit # 7 6 5 4 3 2 1 0 name ? ? ? ? ? pcs2 pcs1 pcs0 default ? ? ? ? ? 0 0 0 bits 2 to 0: pcm_txclk source (pcs[2:0]) 000 = tri-state pcm_txclk 001 = drive pcm_txclk with tden/tgclk1 010 = drive pcm_txclk with tden/tgclk2 011 = drive pcm_txclk with tden/tgclk3 100 = drive pcm_txclk with tden/tgclk4 register name: pcts_sr register description: pcm_tsync source register address offset: 0x0b bit # 7 6 5 4 3 2 1 0 name ? ? ? ? ? pss2 pss1 pss0 default ? ? ? ? ? 0 0 0 bits 2 to 0: pcm_tsync source (pss[2:0]) 000 = tri-state pcm_tsync 001 = drive pcm_tsync with tsof1 010 = drive pcm_tsync with tsof2 011 = drive pcm_tsync with tsof3 100 = drive pcm_tsync with tsof4 note: only use non-zero settings of pss[2:0] when the tsofx pin is configured as an output by setting mc3:tsofc = 1 in the corresponding ds3144 framer.
ds3144 ds3/e3 framer demo kit daughter card 6 of 20 register name: pcrx_sr register description: pcm_rxd source register address offset: 0x0c bit # 7 6 5 4 3 2 1 0 name ? ? ? ? ? prxs2 prxs1 prxs0 default ? ? ? ? ? 0 0 0 bits 2 to 0: pcm_rxd source (prxs[2:0]) 000 = tri-state pcm_rxd 001 = drive pcm_rxd with rdat1 010 = drive pcm_rxd with rdat2 011 = drive pcm_rxd with rdat3 100 = drive pcm_rxd with rdat4 register name: pcrc_sr register description: pcm_rxclk source register address offset: 0x0d bit # 7 6 5 4 3 2 1 0 name ? ? ? ? ? prcs2 prcs1 prcs0 default ? ? ? ? ? 0 0 0 bits 2 to 0: pcm_rxcl k source (prcs[2:0]) 000 = tri-state pcm_rxclk 001 = drive pcm_rxclk with rden/rgclk1 010 = drive pcm_rxclk with rden/rgclk2 011 = drive pcm_rxclk with rden/rgclk3 100 = drive pcm_rxclk with rden/rgclk4 register name: pcrs_sr register description: pcm_rsync source register address offset: 0x0e bit # 7 6 5 4 3 2 1 0 name ? ? ? ? ? prss2 prss1 prss0 default ? ? ? ? ? 0 0 0 bits 2 to 0: pcm rsync source (prss[2:0]) 000 = tri-state pcm_rsync 001 = drive pcm_rsync with rsof1 010 = drive pcm_rsync with rsof2 011 = drive pcm_rsync with rsof3 100 = drive pcm_rsync with rsof4
ds3144 ds3/e3 framer demo kit daughter card 7 of 20 register name: tdat_sr register description: ds3144 tdatx source register address offset: 0x10, 0x20, 0x30, 0x40 bit # 7 6 5 4 3 2 1 0 name ? ? ? ? ? tds2 tds1 tds0 default ? ? ? ? ? see note see note see note bits 2 to 0: tdatx source (tds[2:0]) 000 = tri-state tdatx 001 = drive tdatx with rdat1 010 = drive tdatx with rdat2 011 = drive tdatx with rdat3 100 = drive tdatx with rdat4 101 = drive tdatx with pcm_txd note: initial values are such that tdat1 rdat1, tdat2 rdat2, tdat3 rdat3, tdat4 rdat4, which corresponds to address 0x10 = 001, address 0x20 = 010, address 0x30 = 011, and address 0x40 = 100. register name: tick_sr register description: ds3144 ticlkx source register address offset: 0x11, 0x21, 0x31, 0x41 bit # 7 6 5 4 3 2 1 0 name ? ? ? ? ? tcs2 tcs1 tcs0 default ? ? ? ? ? 1 0 1 bits 2 to 0: ticlkx source (tcs[2:0]) 000 = tri-state ticlkx 001 = drive ticlkx with roclk1 010 = drive ticlkx with roclk2 011 = drive ticlkx with roclk3 100 = drive ticlkx with roclk4 101 = drive ticlkx with ds3_clk 110 = drive ticlkx with e3_clk register name: tsof_sr register description: ds3144 tsofx source register address offset: 0x12, 0x22, 0x32, 0x42 bit # 7 6 5 4 3 2 1 0 name ? ? ? ? ? tss2 tss1 tss0 default ? ? ? ? ? 0 0 0 bits 2 to 0: ticlkx source (tss[2:0]) 000 = tri-state tsofx 001 = drive tsofx with rsof1 010 = drive tsofx with rsof2 011 = drive tsofx with rsof3 100 = drive tsofx with rsof4 note: only use non-zero settings of tss[2:0] when the tsofx pin is configured as an input by setting mc3:tsofc = 0 in the corresponding ds3144 framer.
ds3144 ds3/e3 framer demo kit daughter card 8 of 20 fpga control examples the control registers in the DS3144DK?s fpga support a number of different connection scenarios. figure 1 shows three example scenarios, and table 4 lists the fpga control registers settings required to implement them. figure 1. example connection scenarios table 4. register settings for sample configurations offset(s) register scenario #1 (port 1 only) scenario #2 (all ports) scenario #3 (all ports) 0x000a pctc_sr 001 n/a n/a 0x000b pcts_sr 001 n/a n/a 0x000c pcrx_sr 001 n/a n/a 0x000d pcrc_sr 001 n/a n/a 0x000e pcrs_sr 001 n/a n/a 0x0010 101 001 000 0x0020 n/a 010 000 0x0030 n/a 011 000 0x0040 tdat_sr n/a 100 000 0x0011 101 001 000 0x0021 n/a 010 000 0x0031 n/a 011 000 0x0041 tick_sr n/a 100 000 0x0012 000 001 000 0x0022 n/a 010 000 0x0032 n/a 011 000 0x0042 tsof_sr n/a 100 000 tdat1 ticlk1 tden/tgclk1 tsof1 rdat1 roclk1 rden/rgclk1 rsof1 ds3144 pcm_txd pcm_tclk pcm_tsync pcm_rxd pcm_rclk pcm_rsync dk2000 xo scenario #1: ds3144 to/from dk2000 scenario #3: ds3144 to/from test points tdatn ticlkn tden/tgclkn tsofn rdatn roclkn rden/rgclkn rsofn ds3144 test points scenario #2: external remote loopbac k (full bandwidth, not just payload) tdatn ticlkn tden/tgclkn tsofn rdatn roclkn rden/rgclkn rsofn ds3144
ds3144 ds3/e3 framer demo kit daughter card maxim/dallas semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a ma xim/dallas semiconductor product. no circuit patent licenses are implied. maxim/dallas semiconductor reserves the right to change the circuitry and specification s without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ? 2003 maxim integrated products printed usa 9 of 20 ds3144 information for more information about the ds3144 quad ds3/e3 framer, please consult the ds3144 data sheet, available on our website at www.maxim-ic.com/ds3144 . ds3154 information for more information about the ds3154 quad ds3/e3/sts-1 liu, please consult the ds3154 data sheet, available on our website at www.maxim-ic.com/ds3154 . DS3144DK information for more information about the DS3144DK?including the chipview software, the latest support files (.def, .ini, etc.), and the latest data sheet?please visit our website at www.maxim-ic.com/DS3144DK . dk101/dk2000 information for more information about the dk101 or dk2000, please consult their respective data sheets, available on our website at www.maxim-ic.com/dk101 or www.maxim-ic.com/dk2000 . technical support for additional technical support, please email your questions to telecom.support@dalsemi.com .
|
